

PXA255 INTERFACE

040414
3.3V

The diagram illustrates the hardware interface for the PXA255 processor. It features four connectors: J1A, J1B, J1C, and J1D, each with 25 pins. J1A and J1B are connected to a 3.3V supply (VDD5V) and ground. J1C and J1D are connected to ground. The internal components include the PXA255 processor, CPU_DATA[15:0], CPU_DATA[0:15], and various control signals (nWE, nOE, nRESET_OUT, nCS, RDY, DREQ0, DREQ4, nPWE, GPIO03, GPIO04, GPIO081, GPIO84).

Connector Pinouts:

- J1A:** 1-25 pins. 1-10: ADDR0-ADDR10. 11-14: ADDR8-ADDR10. 15-25: Ground.
- J1B:** 26-50 pins. 26-31: ADDR23-ADDR25. 32-36: nWE, nOE, nRESET_OUT, nCS, RDY. 37-50: Ground.
- J1C:** 51-75 pins. 51-60: CPU_DATA0-CPU_DATA9. 61-65: CPU_DATA10-CPU_DATA14. 66-75: Ground.
- J1D:** 76-100 pins. 76-80: GPIO081, GPIO84, DREQ0, DREQ4. 81-90: nPWE, GPIO03, GPIO04, GPIO081, GPIO84. 91-100: Ground.

Internal Connections:

- ADDR[10:0]:** Connected to J1A pins 1-10.
- ADDR[25:23]:** Connected to J1B pins 26-31.
- CPU_DATA[15:0]:** Connected to J1C pins 51-60.
- CPU_DATA[0:15]:** Connected to J1C pins 61-65.
- nWE, nOE, nRESET_OUT, nCS, RDY:** Connected to J1B pins 32-36.
- DREQ0, DREQ4, nPWE, GPIO03, GPIO04, GPIO081, GPIO84:** Connected to J1D pins 76-90.

PXA255 INTERFACE

040414
3.3V

The diagram illustrates the hardware interface for the PXA255 processor. It features four connectors: J1A, J1B, J1C, and J1D, each with 25 pins. J1A and J1B are connected to a VDD5V supply and ground. J1C and J1D are connected to ground. The internal components include the PXA255 processor, a 3.3V supply, and various control and data lines. The connections are as follows:

- J1A:** Pins 1-14 are connected to ADDR0-ADDR10. Pins 15-25 are connected to ground.
- J1B:** Pins 26-31 are connected to ADDR23-ADDR25. Pins 32-36 are connected to nWE, nOE, nRESET_OUT, nCS, and RDY. Pins 37-50 are connected to ground.
- J1C:** Pins 51-66 are connected to CPU_DATA0-CPU_DATA15. Pins 67-75 are connected to ground.
- J1D:** Pins 76-90 are connected to GPIO081, DREQ0, GPIO084, nPWE, GPIO003, and GPIO004. Pins 91-100 are connected to ground.

Legend:

- ADDR[10:0]
- ADDR[25:23]
- CPU_DATA[15:0]
- GPIO081
- DREQ0
- GPIO084
- nPWE
- GPIO003
- GPIO004

Table 1: J1A Pin Connections

Pin	Signal
1	ADDR0
2	ADDR1
3	ADDR2
4	ADDR3
5	ADDR4
6	ADDR5
7	ADDR6
8	ADDR7
9	ADDR8
10	ADDR9
11	ADDR10
12	ADDR11
13	ADDR12
14	ADDR13
15	ADDR14
16	ADDR15
17	ADDR16
18	ADDR17
19	ADDR18
20	ADDR19
21	ADDR20
22	ADDR21
23	ADDR22
24	ADDR23
25	ADDR24

Table 2: J1B Pin Connections

Pin	Signal
26	ADDR25
27	ADDR26
28	ADDR27
29	ADDR28
30	ADDR29
31	ADDR30
32	ADDR31
33	ADDR32
34	ADDR33
35	ADDR34
36	ADDR35
37	ADDR36
38	ADDR37
39	ADDR38
40	ADDR39
41	ADDR40
42	ADDR41
43	ADDR42
44	ADDR43
45	ADDR44
46	ADDR45
47	ADDR46
48	ADDR47
49	ADDR48
50	ADDR49

Table 3: J1C Pin Connections

Pin	Signal
51	CPU_DATA0
52	CPU_DATA1
53	CPU_DATA2
54	CPU_DATA3
55	CPU_DATA4
56	CPU_DATA5
57	CPU_DATA6
58	CPU_DATA7
59	CPU_DATA8
60	CPU_DATA9
61	CPU_DATA10
62	CPU_DATA11
63	CPU_DATA12
64	CPU_DATA13
65	CPU_DATA14
66	CPU_DATA15
67	CPU_DATA16
68	CPU_DATA17
69	CPU_DATA18
70	CPU_DATA19
71	CPU_DATA20
72	CPU_DATA21
73	CPU_DATA22
74	CPU_DATA23
75	CPU_DATA24

Table 4: J1D Pin Connections

Pin	Signal
76	GPIO081
77	GPIO082
78	GPIO083
79	GPIO084
80	GPIO085
81	GPIO086
82	GPIO087
83	GPIO088
84	GPIO089
85	GPIO090
86	GPIO091
87	GPIO092
88	GPIO093
89	GPIO094
90	GPIO095
91	GPIO096
92	GPIO097
93	GPIO098
94	GPIO099
95	GPIO100
96	GPIO101
97	GPIO102
98	GPIO103
99	GPIO104
100	GPIO105

Table 5: J1E Pin Connections


Pin	Signal
101	GPIO106
102	GPIO107
103	GPIO108
104	GPIO109
105	GPIO110
106	GPIO111
107	GPIO112
108	GPIO113
109	GPIO114
110	GPIO115
111	GPIO116
112	GPIO117
113	GPIO118
114	GPIO119
115	GPIO120
116	GPIO121
117	GPIO122
118	GPIO123
119	GPIO124
120	GPIO125

Table 6: J1F Pin Connections

Pin	Signal
121	GPIO126
122	GPIO127
123	GPIO128
124	GPIO129
125	GPIO130
126	GPIO131
127	GPIO132
128	GPIO133
129	GPIO134
130	GPIO135
131	GPIO136
132	GPIO137
133	GPIO138
134	GPIO139
135	GPIO140
136	GPIO141
137	GPIO142
138	GPIO143
139	GPIO144
140	GPIO145

Table 7: J1G Pin Connections

Pin	Signal
141	GPIO146
142	GPIO147
143	GPIO148
144	GPIO149
145	GPIO150
146	GPIO151
147	GPIO152
148	GPIO153
149	GPIO154
150	



PXA255 INTERFACE

040414
3.3V


The diagram illustrates the hardware interface for the PXA255 processor. It features four connectors: J1A, J1B, J1C, and J1D, each with a 100-pin header (CON100P). The connections are as follows:

- J1A:** Pins 1-14 are connected to address lines ADDR0 through ADDR10. Pin 15 is VDD5V. Pins 16-25 are connected to ground.
- J1B:** Pins 26-31 are connected to address lines ADDR23 through ADDR25. Pins 32-36 are connected to control signals nWE, nOE, nRESET_OUT, nCS, and RDY. Pins 37-50 are connected to ground.
- J1C:** Pins 51-66 are connected to CPU data lines CPU_DATA0 through CPU_DATA15. Pins 67-75 are connected to ground.
- J1D:** Pins 76-90 are connected to GPIO lines GPIO0 through GPIO15. Pins 91-100 are connected to ground.


Connector	Pin	Signal
J1A	1	ADDR0
	2	ADDR1
	3	ADDR2
	4	ADDR3
	5	ADDR4
	6	ADDR5
	7	ADDR6
	8	ADDR7
	9	ADDR8
	10	ADDR9
	11	ADDR10
	12	ADDR11
	13	ADDR12
	14	ADDR13
J1B	26	ADDR23
	27	ADDR24
	28	ADDR25
	29	ADDR26
	30	ADDR27
	31	ADDR28
	32	ADDR29
	33	ADDR30
	34	ADDR31
	35	ADDR32
	36	ADDR33
	37	ADDR34
	38	ADDR35
	39	ADDR36
	40	ADDR37
	41	ADDR38
J1C	51	CPU_DATA0
	52	CPU_DATA1
	53	CPU_DATA2
	54	CPU_DATA3
	55	CPU_DATA4
	56	CPU_DATA5
	57	CPU_DATA6
	58	CPU_DATA7
	59	CPU_DATA8
	60	CPU_DATA9
	61	CPU_DATA10
	62	CPU_DATA11
	63	CPU_DATA12
	64	CPU_DATA13
	65	CPU_DATA14
	66	CPU_DATA15
J1D	76	GPIO0
	77	GPIO1
	78	GPIO2
	79	GPIO3
	80	GPIO4
	81	GPIO5
	82	GPIO6
	83	GPIO7
	84	GPIO8
	85	GPIO9
	86	GPIO10
	87	GPIO11
	88	GPIO12
	89	GPIO13
90	GPIO14	
91	GPIO15	
92	GPIO16	
93	GPIO17	
94	GPIO18	
95	GPIO19	
96	GPIO20	
97	GPIO21	
98	GPIO22	
99	GPIO23	
100	GPIO24	

Title		By PJK	
<Title>		CPU INTERFACE	
Size B	Document Number	Rev V2.0	
<Doc>		HUINS	
Date:	Saturday, August 28, 2004	Sheet 3	of 15




FPGA IO



FPGA OPERATION MODE SELECT




PXA255-FPGA		By PJK	
Title <Title> FPGA[1/3]			
Size B	Document Number <Doc>	HUINS	Rev V2.0
Date: Saturday, August 28, 2004		Sheet 4 of 15	




Title		PX255-FPGA		By PJK	
<Title>		FPGA[3 / 3]			
Size B	Document Number	HUINS		Rev	V2.0
<Doc>					
Date:		Saturday, August 28, 2004		Sheet	6 of 15
				1	

LED X 8




D1 - D4 : RED
D5 - D8 : GREEN


FND 6DIGIT




DOT 7X5 [1]




DOT 7X5 [2]




[illegible]

```
RED      : COMM(12V)
ORANGE   : A
YELLOW   : nA
BLACK    : B
BROWN   : nB
```




12V REGULATOR




STEP-UP VOLTAGE REGULATOR


-5V REGURATOR



1.5V REGULATOR








7343




7343 PXA255-FPGA

By PJK



Title				
<Title>				
POWER				
Size B	Document Number <Doc>			Rev V2.0
HUINS				
Date:	Saturday, August 28, 2004		Sheet	10 of 15






PXA255-FPGA		By PJK	
Title		<Title>	
Size B		Document Number	
Date:		Saturday, August 28, 2004	
Sheet		12 of 15	
Rev		V2.0	

EXPENSION CONNECTOR




CAMERA




PX255-FPGA		By PJK	
Title		<Title>	
Size		Document Number	
B		<Doc>	
Date:		Saturday, August 28, 2004	
Sheet		13 of 15	
Rev		V2.0	

PIEZO BUZZER




EPM-250A

TEXT LCD



EEPROM



PXA255-FPGA		By PJK	
Title		<Title>	
		BUZZER, LCD, EEPROM	
Size B	Document Number	HUINS	
	<Doc>	Rev V2.0	
Date:	Saturday, August 28, 2004	Sheet	14 of 15

PXA255-FPGA					By PJK	
Title <Title>						
VGA						
Size B	Document Number <Doc>				HUINS	Rev V2.0
Date:	Saturday, August 28, 2004			Sheet 1	15 of 15	